I. INTRODUCTION
T HE iron-scintillator ATLAS Tile calorimeter [1] , [2] is partitioned into 4 cylindrical sections, each composed of 64 wedge shaped modules. The electronics are located in extractable "super-drawers" at the outer extremity of each wedge. This placement outside the calorimeter means that they are shielded by the calorimeter iron. The super-drawers contain 45 or 32 Photo-Multiplier Tubes (PMTs) depending on section, with each calorimeter cell read out by two PMTs. In all there are close to 10000 PMTs reading out about 5000 calorimeter cells. The PMT signals are presently amplified and shaped by front-end boards (3-in-1) with high and low gains (gain ratio 64). In this way it is possible to cover a dynamic range of 16 bits using two 10 bit ADCs. The signals are digitized and stored in the digitizer board awaiting a corresponding level 1 trigger accept before transmitting the data off the detector. The trigger decision is formed from summed analog signals from the front-end boards, representing tower geometries, and sent to the level 1 calorimeter trigger in the counting room outside the detector. The triggered readout leads to a significant reduction of the required bandwidth and cost. This was essential when designing the original system. By 2023 the LHC accelerator will be upgraded to an instantaneous luminosity increased by a factor of 5 and the average luminosity increased by a factor of 10. This means more complex events and increased radiation exposure to the electronics. Furthermore, since the initial TileCal design there have been significant technology developments. Large bandwidths are now less costly and radiation tolerance in integrated circuits is more easily achieved. In the upgraded design intended for 2023 all data are read out to the counting room, allowing the first level trigger data to be formed outside the detector. This provides more detailed digital data to the initial trigger, allowing more sophisticated trigger algorithms to compensate for the more complex backgrounds expected at high luminosity. 
II. DEMONSTRATOR
To gain experience with the new design, a demonstrator project has been initiated, aimed at installing and running a prototype of the upgraded electronics in an ATLAS TileCal module. So as not to disrupt data taking, it must also be able to operate seamlessly with the present system. This means that the demonstrator still needs to provide analog trigger signals to the analog summation boards. The demonstrator on-detector electronics consist of 12 modified 3in1 front-end boards [3] , a main board [4] for digitization, a daughter board for communication and control [5] and a programmable high voltage power supply (HV-opto) all mounted in a so called mini-drawer (a quarter of a standard superdrawer). To power the system dedicated 10 V power supplies (LVPS) were used [6] . The full mounted set-up is shown in figure 1 . Due to space restrictions the 3-in-1 front-end boards are mounted directly onto the PMTs and therefore not visible. The LVPS is not shown because in the final system it will not be located next to the mini-drawer.
Since the demonstrator will be mounted in an area where access is not often possible, redundancy and fail safe operation have been important issues when designing the system. Components and thus whole boards could fail not only due to faulty components but also due to the radiation environment in which the demonstrator is used. For this reason special care was taken during component selection. Components that are not classified as radiation hard were tested to ensure that they were suitable for operation within TileCal. Furthermore, it was attempted to minimize the number of components used to decrease the risk of failure. In case of component failure a built-in redundancy scheme will minimize the risk of losing data from an entire mini-drawer.
The current system implemented redundancy by reading the same scintillating block with two PMTs, processing them in one digitizer board and sending the signals off-detector using two fiber-connections. Power is distributed by one single LVPS per super-drawer, containing several bricks, serving as supplies for different voltages.
In the demonstrator the PMT duplication is consistent across the whole system design, practically dividing the readout chain into two independent halves. Every board is electrically divided in two, each half with its own local voltage regulation, monitoring, control and readout electronics.
The power distribution network was adapted by powering each half independently with a supply voltage of 10 V delivered by one brick, with the option of sharing power via a diode-or coupling if one power brick fails. Voltage regulation is performed locally on every board.
To communicate with the off-detector electronics, two QSFP+ modules are available, each powered by its corresponding half. Since only one will be used during normal operation it is able to communicate with both FPGAs at the same time. For enabling FPGA remote programming, each QSFP+ module has a custom made high speed de-serializer (GBTx [7] ) connected to it, reserving one receiving channel for remote programming and external control. To increase redundancy in the same manner as before every GBTx is able to communicate ACcoupled with both sides of the daughter board and in particular with the Kintex 7 JTAG interface. This means that if one QSFP+ module fails, the off-detector electronics will still be able reprogram and thus recover both daughter board FPGAs. The benefit of making the JTAG interface directly accessible to the off-detector electronics is that this will improve the FPGA fail safe operation in a radiation environment as well. Utilizing Kintex 7 tools that allow scrubbing the configuration memory through the JTAG chain it is possible to correct multi bit errors in the FPGA without needing to stop and reprogram the FPGA.
To improve noise performance and linearity the 3in1 front-end boards were revised. Special care was taken to ensure a separation between the analog signal shaping and the digital signal sampling part of the on-detector system. As a result the ADC sampling width was increased from 10 bit to 12 bit. Thus the total dynamic range of the system has been slightly increased to 17 bits. Finally all critical transmission lines were simulated to improve data integrity along the whole system.
III. CONCLUSION
Currently four complete setups have been assembled and used for soft-and firmware development in order to improve stability and functionality. Noise and performance measurements were made in order to characterize the hardware. A full article with detailed descriptions about the demonstrator hardware and measurements will be submitted to the Transaction on Nuclear Science (TNS).
